A prototype 64 channel Fastbus TDC built at Fermilab is described The module features a full custom CMOS fom chatmel gad integnuu chip. one level of analog buffering at the inputs is impkmented cm chip. A four event dce.p output queue at the bus interface allows * bigb event rate with low dead time. Each channel can record up to hvo hits per event With an occupation rate of 10%. the module can opcmtc at 40,ooO events per seccd with dead time on the order of 15%. TheTDCoperatcsincommonstopmodewitha~scalcof 1psecandalrsobtrionof1nsee.
I. INTRODUCTION
As the dam rates for high energy physics experiments incrcaw, the pressMy avaikble data aqttisitiou modules, pattictdarly ADO and TDCs are proving inadequate. Wii the advent of high speed CMOS circuitry, a new generation of high performance data acqoisition module cm te built withcmt increasing cost, complexity cr power consumption. Double b+t!ked front ends can substaotially reduce deadtime by absorbig higgcz rate fluctuaticms before. data is transmitted to the digitiziig system. Zero suppwsion and * compact data format also contriiute to efficient use of available system bandwidth. This TDC has a two buffer input quew and a four buffa ouqntt qucuh Aftw an event is acqubcd. input buffers can be swapped in about 50 nsec. Two hit capability is implemented with 40 tuec double pulse t-esoIutimt. Only tints fmn hit channels is di&izcd and written info rhe output queue. Tlti.3 queue allows events to be acquired and read cut simultaneously. With these hvo queues. both the cm card digitizing system and tie aatc readout system can be rmtuing at nearly maximum capaeity with vuy low deadtime.
Measured speed on Ihc Fastbus with a high speed umtea (LcCmy 1821) is 100 n.w attachment time and 100 nsx pu 32 bit word data transfa. Due to tbc low occupancy of most wire chamber systems. up to half of the potential bus bandwidth is lost to end effects of the Fastbus protocol yielding a 20 megabyte per ti maximum data rate in the TDcaste.
Tiie k ttwasmd using a full custom gatcd integrator chip impkmented in a 2 pm CMOS process. The measured diffcmtrial non-Oncuity is 0.6 MCC RMS aud inte.gd nonliaearicyis3nscovarrangeofZ~.Includedonchipare input buffs. multiplicity sum circuits and zero suppression circttiwy. The voltages that result fmm hit channels are routed thtwgb hvo kvck of analog multiplexing; the fust level on chip and the second selecting one of eight chips. ?he wtpuls of the hvo second level multiplexers arc ccmoected to two
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ADCs where they are digitizd to 10 bits of precision. A microprowssa performs calibration to a cry~td time .smn&rd sod stores a list of gain and pedestal values in a small RAh4 for use by a multiplier acatmulatm chip (MAC) to coma the digitized data'. The output queue is implemented as a doal port RAM with appropriate addressiog logic to serve as a citcukr buffer. With urh event stored, the page write pointa is advanced. When the data fn one event has been read byFastbus,anSS=2slahlsiSretumedandthepagercad poitmx is advanced If the read pointer ovatake me mite pointer, the huffa is cmpy while the write pointer 0vertaLing the read pointer indicates buffer full.
One result of wing CMOS circuitry wherever possible is a total power consumption of 35 watts, of which about 10 wtms is dissi~ by the EU level adapters to the Fastbus. A block diagram of the board is shown in Fig. 1 .
II. MODULE DESCRIPTION InpU
The inputs are 100 ohm differential ECL. A programmable threshold is pvidcd which compensates for anmutation cm long cable runs. thus avoiding the need for line repeaters. The inputs arc physically located at the rear of the card on tbe Fastbus auxiliary connector. It is much easier to replace a module in a crate with rear connector inputs since the inputs do not need to be tmcablcd.
The TDC operates in commcm stop mode only. The input enable and stop is one signal called TGATE. Ihe TX input is live for the duration of 'IGAlE and use8 its bailing edge as common stop. In addition to AGATE, a clear input buffcx (FCLEAR) and start conversion (STARTS) are provided Tbesc signals can be picked up either from front panel Lemo inputs on each module or from the Fastbus TR lines to facilitate cmtc wide gating.
In order to keep the logic of two hit operation Simple, the TDC requires a gate in time with the input signals. For installations where such a trigger would be difficult to implement, the buffered ittpuu allow the use of a gate generated by a pre-trigger. The dad time per pre-trigger is only dtc time needed IO swap buffas (50 nsec).
Blsger Operation
There are two buffers in the input queue. The operation of the queue is such that each 'IGATE fills tbc buffer at the front of the queue and each conversion cycle completed or an input FCLEAR empties the buffer at the back of the queue. Tbe operating principle is one of preserving the order of each input control signal independently. As an example the following sequence of control inpuu would result in the following actions: two 'ICrATES followed by one FCLEAR and then one STARK. The hvo AGATES would till two buffers with two events. The FCLEAR would clear the first buffer and the STARTS would cause the contents of the second buffer to be digitized. All the possible combinations arc distilled into the state diagram shown in Fig In dlis suh-cfmuit. the gate of a huge geomeny (6000 pmx1Opm)tmnsistorisosedastheintegmtiogcspacitor. Simulation predicts * value of appmximatoly 70 pF its gate capacity, with minimal dependence of capacitance upon gate vokage in the range of 12 to 4 volts. subs%qoent indirect measmementhasshownarangeofvaluesbetwcen6Oand9O pF for the prototype chips.
For maximum Speed due minimum gate width transistors allowed by the process (2 pm) weze chosen for the torrent switch. However such devices have low g.. To get both high speed and high ootpot impedance. a triple caswde cumnt suonx was used=.
hrring the measuring interval. dIe ootpu1 of the current soorce is directed to the integrating capacitor. The n?sulting voltage is smred until the FCLEAR signdisassened shorting the capacitor m a nodo which is attached to an internal band-gap reference. A transient analysis done with a simulator predicts tie following results: Current switch rise time (T,):
5n.w Corrmt switch delay time delay I&J:
10 "SC Integlator output 0.01% Wtliog to Band-gap node after FCLEAR (T,J:
50nscc Measured values am in trasmabk agreement wirh lhese figures, amlough most qoanritics can only be indirectly measured. Fig. 4 shows the slope of the hansfu function for 4 of the integrators within a chip. The gmph consists of ttccding the difference in output voltage (V) for a 50 nsec time differmce at 38 points across the mnge of the chip. The differeotid non-linearity is defined Bs the hiitogmm of the AV vhfs which in lhis instance is 0.6 nstc. The integral ncdincuity is dclincd as the largest deviation from a straight he fir The integral non-linearity tracks very closely channel tochanneLsolhatif~uracyberterthan3nsccwereneeded. a fit dam m the hansfez function would yield sub-nanosecond accuracy. The outpl of each cutrent switch is isolated from external lcds by an opaational amplifiicr confrgurrd as a unity gainbuffeJ.IbcseWioglimeofthisamplbier(about2)lsec) detamincshowlongthee.xtanallogicmostwaitaRa.theend of TGAIE befon digitizing. Hit Lacks 'Iheinputflipflopscontainanuptodatemapofthe hit channels only at the trailing edge of TGATE. To preserve the hit map for use by the multiplicity sums and zero suppessmn logic. one eight bit latch for each buffer is implemented. ?he latches are transparent and use TGAIE as W latch enable signal 'Ihe oetpuu of the two latches go to an octal 1 of 2 selector aod to the 16 multiplicity sum current switches. The conaol line for the selector comes from a pin hhdkd OBSel (ootpot buffer select). 'Exe selectn output goes to mt zem snppnssion logic.
Multipliciry Sunu
A set of simple current switches is used for forming hit mobiplicity sums l%e outputs from eight current switches are wire 'a"ed to a nodo brought to a pin on the chip. There is 8 separate sum for each of the two input boffers which allows fa the double buffering of tie uiggex processor that makes we of these signals. Since the inputs of the sums come tiom the latched hit bits, the sums remain valid until a new event is loaded into the corresponding buffer. The zero suppression potion of the chip consists of 8 flip flops wide a common ckxk called NXTHit (next hit) whose outputs go to an 8 line to 3 line priority encoder. The logic for this section is shown in Fig. 5 . Data from the hit map latches is asynchronously loaded with the PLoad (parallel load) signal. The address of the next hit channel is encoded as duee bits and sent to the output address hi-state buffers, the Iowa order three bits of the output analog selector and a 3 line to 8 he decoder. The 8 outpuu of the decoder am muted to the synchmnous met lines of the flip flops. With each NXTHit, the highest priority address is clean9 and tie next highest priority hit channel address appears.
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"O"t A carry in and carry out am provided for operating multiple chips on a common bus. The. carry out of each chip is priority encoded externally to form the higher order address bits. Carry out is registered which allows it to be synchmnoosly clocked from chip to chip with NXTHit which is common to all the interconnected chips.
The outputs of the 16 cp-amp buffers are muted to the inputs of a 1 of 16 analog selector. The low order three of foor selector contml lines cane from tie zero suppression logic, the fourth line is attached to OBSel. An analog voltage and its matching channel address are thus presented for each hit. chap packaging Theprototypechipsarcpaclragedina40pindualin-line ceramic package. ES 2 Corporation, the chip manufacturer, has a number of packaging options, including leaded and leadless chip carriers. We chose the DIP. package bccaose it was the cheapest. So much board space has already been saved by going to a custom chip that there was no need to get the smallest package possible.
IV. MODULE OPERATION
The suppt circuitry as much as the TVC chips has been designed with the goal of keeping dead time to an absolute minimum. For the expected occupancies, dividing the channels into two halves and using two ADCs converting simultaneoosly gives a speed increase of about 30% over one ADC. A small state machine is employed to scan the TVCs to Fmd the hit count which is in tom used for output memory allocation. The chips are specifically designed to have a non-desbuctive read ofthehitmapsothatmeycanbereadMice;onceeachfn scanning and conversion. The sxn time scale3 with occopaocy at 200 nsec per hit channel in each group of 32 channels Afta the scan finishes. the conversion cycle begins. A large state machine PAL device controls the alines of the ccmection RAM sending the appropriate gain and pedestals values to the MAC inpots. The ADCs run one half conversion time out of phase with respect to each other which allows one MAC, comction RAM and output RAM to serve both. With an average occupancy of 109& a full crate of TDCs should be able to read out in less than 20 psec. With output buffering. the module can acquire and transmit data simultaneously. If F&bus readout time is less dun conversion time, it does not conhiite m dmdtfme.
Timing
A logic analyzer recording of a readout of two closely spaced events is shown in Fig. 6 . The upper portion of the figure shows the input and conuol signals, while the analog output of rhe TVC chip is shown in the lower section. It can be seen fmm the figure that the output voltage is proportional m rhe intmal between the arrival of an input signal @belled WO..W3) and the @ailing edge of TGATE (labelled TSTOP). The fti event consists of two hits on all four inputs while the secood event shows one hit on three inputs. 7Ie tigure demonstrates the doable buffered operation of mC TVC chip. The second event is acqoired at the same time the first event is being read OUL Microprocessor A Zilog 28002 serves as a host processor for an RS-232 diagncstic port and calculates the MAC correction values hased on data wpdred during a calibration cycle. A sommary of the results of the calibration cycle is available to the Fastbus in a "report page" in the output RAM which includes a list of the gain and pedestal values and the relative effiiiency of each Channel.
Since con001 operations are not speed critic& a Fastbos write to specific output RAM locations designated as CSR regis~% iotermpts the processor which in tom executes the conhd register operation. By using the pmcessor as an intermediary between the various conlml registers cm the boad and the bus. the interface hardware is significantly simplified, sinceonlymemoryisaPachedtothcbus.Theuseofa praxssor in this way allows arbitrary mapping of control functions in memory. enabling the use of one slave interface and host pmcesor building block on different board designs. Theprocessortalresfmntwou,five)~seclouwnpleteCSR commands. The host can check the status of the interrupt by nading back the contml bit(s) se( in the CSR register. They areclearedbytbepacssor at the end of its service mutine.
The micmprocssor allows for the possibility of cm bawd diagnostic sofhvare to facilitate initial debugging and subsequent maintenance. 16K bytes each of system ROM and RAM are attxhed to the processor.
The TDC uses an input test pulse injector whose timing is based on a crystal oscillator to generate an intemal data cycle. An internal cycle is used to set the gain to a fixed one nsec per count. Pedestals may be based on either intcmal or external signals. An intemal cycle sets p&es& such that alI otku are m-o. For external cycles, a CSR register is provided for specifying mC desired reading for a &lay between an extmaIIy generated start and stq (typically chamber cathode pulsing). Up to 16384 events can be averaged during the aquisitico of calibration data. ?hc prccessx C&U&S channel by channel a saies of pedestals that bring the acataI vahm into line with the desii values. tier&y subtracting out external delays. Since pedestals are calculated using unsigned arithmetic, negative pedestal values are truncated to zero and an en-or flag is set for the offending channel in the report BM.
For efticient use of the bandwidth of the data acquisition system, a compact data format is important. The TDC uses a leading wordcount formaL The fmt 16 bit word contains eight bits of wordcount (0 -128 hi& has 129 possibilities to encode), five bits of slot address in the crate. and three user definable bits. Data words consisting of 10 bits of time information and 6 bits of channel number follow. If a channel has two hits. the address is repeated. To demarcate event boundaries in the data stream, an empty module sends a wordcount of zero. All 16 biu can be used for data; no tag bit is necessary for indicating the difference between control information and data. In addition, leading wordcount format is easily handled by processor based systems.
A Fastbus TDC using a fall custom 2 pm CMOS time to voltage integrator chip has been built The board can operate with a deadtime of 15% at event rates of 4OKlIz. Additional features unique to this module include: front end buffering. a dual ported bus interface and programmable input thresholds. Data compaction and a leading word count format have bem implemented. The bosrd is less complex and dissipates less power than existing designs. 
